1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
|
/*
* Copyright © 2011 Keith Packard <keithp@keithp.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
*/
#include "ao.h"
__xdata uint8_t ao_aes_mutex;
__xdata uint8_t ao_aes_done;
__xdata uint8_t ao_aes_dma_in, ao_aes_dma_out;
__xdata uint8_t ao_aes_dma_in_done, ao_aes_dma_out_done;
__pdata enum ao_aes_mode ao_aes_current_mode;
void
ao_aes_isr(void) __interrupt 4
{
S0CON = 0;
if (ENCCCS & ENCCCS_RDY) {
ao_aes_done = 1;
ao_wakeup(&ao_aes_done);
}
}
void
ao_aes_set_mode(enum ao_aes_mode mode)
{
ao_aes_current_mode = mode;
}
void
ao_aes_set_key(__xdata uint8_t *in)
{
ao_dma_set_transfer(ao_aes_dma_in,
in,
&ENCDIXADDR,
7,
DMA_CFG0_WORDSIZE_8 |
DMA_CFG0_TMODE_SINGLE |
DMA_CFG0_TRIGGER_ENC_DW,
DMA_CFG1_SRCINC_1 |
DMA_CFG1_DESTINC_0 |
DMA_CFG1_PRIORITY_LOW);
ao_aes_done = 0;
ENCCCS = ENCCCS_MODE_CBC_MAC |
ENCCCS_CMD_LOAD_KEY |
ENCCCS_START;
while (!ao_aes_done)
ao_sleep(&ao_aes_done);
}
void
ao_aes_run(__xdata uint8_t *in,
__xdata uint8_t *out)
{
uint8_t b;
if (in) {
ao_dma_set_transfer(ao_aes_dma_in,
in,
&ENCDIXADDR,
7,
DMA_CFG0_WORDSIZE_8 |
DMA_CFG0_TMODE_SINGLE |
DMA_CFG0_TRIGGER_ENC_DW,
DMA_CFG1_SRCINC_1 |
DMA_CFG1_DESTINC_0 |
DMA_CFG1_PRIORITY_LOW);
}
if (out) {
ao_dma_set_transfer(ao_aes_dma_out,
&ENCDOXADDR,
out,
7,
DMA_CFG0_WORDSIZE_8 |
DMA_CFG0_TMODE_SINGLE |
DMA_CFG0_TRIGGER_ENC_UP,
DMA_CFG1_SRCINC_0 |
DMA_CFG1_DESTINC_1 |
DMA_CFG1_PRIORITY_LOW);
}
switch (ao_aes_current_mode) {
case ao_aes_mode_cbc_mac:
if (out)
b = (ENCCCS_MODE_CBC |
ENCCCS_CMD_ENCRYPT |
ENCCCS_START);
else
b = (ENCCCS_MODE_CBC_MAC |
ENCCCS_CMD_ENCRYPT |
ENCCCS_START);
break;
default:
return;
}
ao_aes_done = 0;
ENCCCS = b;
if (out)
while (!ao_aes_dma_out_done)
ao_sleep(&ao_aes_dma_out_done);
else
while (!ao_aes_done)
ao_sleep(&ao_aes_done);
}
void
ao_aes_init(void)
{
ao_aes_dma_in = ao_dma_alloc(&ao_aes_dma_in_done);
ao_aes_dma_out = ao_dma_alloc(&ao_aes_dma_out_done);
ENCIE = 1;
}
|
