1 2 3 4 5 6 7 8 9 10
# # Debug mode - drive RESET_N low for two clock cycles # C D R . D . C D . . D . C D . . D R