1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
|
/*
* Copyright © 2012 Keith Packard <keithp@keithp.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
*/
#include <ao.h>
struct ao_spi_stm_slave_info {
uint8_t miso_dma_index;
uint8_t mosi_dma_index;
struct stm_spi *stm_spi;
};
static uint8_t ao_spi_slave_mutex[STM_NUM_SPI];
static uint8_t ao_spi_slave_index[STM_NUM_SPI];
static const struct ao_spi_stm_slave_info ao_spi_stm_slave_info[STM_NUM_SPI] = {
{
.miso_dma_index = STM_DMA_INDEX(STM_DMA_CHANNEL_SPI1_RX),
.mosi_dma_index = STM_DMA_INDEX(STM_DMA_CHANNEL_SPI1_TX),
&stm_spi1
},
{
.miso_dma_index = STM_DMA_INDEX(STM_DMA_CHANNEL_SPI2_RX),
.mosi_dma_index = STM_DMA_INDEX(STM_DMA_CHANNEL_SPI2_TX),
&stm_spi2
}
};
static uint8_t spi_dev_null;
void
ao_spi_slave_send(void *block, uint16_t len)
{
struct stm_spi *stm_spi = ao_spi_stm_slave_info[AO_SPI_INDEX(SPI_SLAVE_INDEX)].stm_spi;
uint8_t mosi_dma_index = ao_spi_stm_slave_info[AO_SPI_INDEX(SPI_SLAVE_INDEX)].mosi_dma_index;
uint8_t miso_dma_index = ao_spi_stm_slave_info[AO_SPI_INDEX(SPI_SLAVE_INDEX)].miso_dma_index;
/* Set up the transmit DMA to deliver data */
ao_dma_set_transfer(mosi_dma_index,
&stm_spi->dr,
block,
len,
(0 << STM_DMA_CCR_MEM2MEM) |
(STM_DMA_CCR_PL_MEDIUM << STM_DMA_CCR_PL) |
(STM_DMA_CCR_MSIZE_8 << STM_DMA_CCR_MSIZE) |
(STM_DMA_CCR_PSIZE_8 << STM_DMA_CCR_PSIZE) |
(1 << STM_DMA_CCR_MINC) |
(0 << STM_DMA_CCR_PINC) |
(0 << STM_DMA_CCR_CIRC) |
(STM_DMA_CCR_DIR_MEM_TO_PER << STM_DMA_CCR_DIR));
/* Clear RXNE */
(void) stm_spi->dr;
/* Set up the receive DMA -- when this is done, we know the SPI unit
* is idle. Without this, we'd have to poll waiting for the BSY bit to
* be cleared
*/
ao_dma_set_transfer(miso_dma_index,
&stm_spi->dr,
&spi_dev_null,
len,
(0 << STM_DMA_CCR_MEM2MEM) |
(STM_DMA_CCR_PL_MEDIUM << STM_DMA_CCR_PL) |
(STM_DMA_CCR_MSIZE_8 << STM_DMA_CCR_MSIZE) |
(STM_DMA_CCR_PSIZE_8 << STM_DMA_CCR_PSIZE) |
(0 << STM_DMA_CCR_MINC) |
(0 << STM_DMA_CCR_PINC) |
(0 << STM_DMA_CCR_CIRC) |
(STM_DMA_CCR_DIR_PER_TO_MEM << STM_DMA_CCR_DIR));
stm_spi->cr2 = ((0 << STM_SPI_CR2_TXEIE) |
(0 << STM_SPI_CR2_RXNEIE) |
(0 << STM_SPI_CR2_ERRIE) |
(0 << STM_SPI_CR2_SSOE) |
(1 << STM_SPI_CR2_TXDMAEN) |
(1 << STM_SPI_CR2_RXDMAEN));
ao_dma_start(miso_dma_index);
ao_dma_start(mosi_dma_index);
ao_arch_critical(
while (!ao_dma_done[miso_dma_index])
ao_sleep(&ao_dma_done[miso_dma_index]);
);
ao_dma_done_transfer(mosi_dma_index);
ao_dma_done_transfer(miso_dma_index);
}
uint8_t
ao_spi_slave_recv(void *block, uint16_t len)
{
struct stm_spi *stm_spi = ao_spi_stm_slave_info[AO_SPI_INDEX(SPI_SLAVE_INDEX)].stm_spi;
uint8_t mosi_dma_index = ao_spi_stm_slave_info[AO_SPI_INDEX(SPI_SLAVE_INDEX)].mosi_dma_index;
uint8_t miso_dma_index = ao_spi_stm_slave_info[AO_SPI_INDEX(SPI_SLAVE_INDEX)].miso_dma_index;
/* Set up transmit DMA to make the SPI hardware actually run */
ao_dma_set_transfer(mosi_dma_index,
&stm_spi->dr,
&spi_dev_null,
len,
(0 << STM_DMA_CCR_MEM2MEM) |
(STM_DMA_CCR_PL_MEDIUM << STM_DMA_CCR_PL) |
(STM_DMA_CCR_MSIZE_8 << STM_DMA_CCR_MSIZE) |
(STM_DMA_CCR_PSIZE_8 << STM_DMA_CCR_PSIZE) |
(0 << STM_DMA_CCR_MINC) |
(0 << STM_DMA_CCR_PINC) |
(0 << STM_DMA_CCR_CIRC) |
(STM_DMA_CCR_DIR_MEM_TO_PER << STM_DMA_CCR_DIR));
/* Clear RXNE */
(void) stm_spi->dr;
/* Set up the receive DMA to capture data */
ao_dma_set_transfer(miso_dma_index,
&stm_spi->dr,
block,
len,
(0 << STM_DMA_CCR_MEM2MEM) |
(STM_DMA_CCR_PL_MEDIUM << STM_DMA_CCR_PL) |
(STM_DMA_CCR_MSIZE_8 << STM_DMA_CCR_MSIZE) |
(STM_DMA_CCR_PSIZE_8 << STM_DMA_CCR_PSIZE) |
(1 << STM_DMA_CCR_MINC) |
(0 << STM_DMA_CCR_PINC) |
(0 << STM_DMA_CCR_CIRC) |
(STM_DMA_CCR_DIR_PER_TO_MEM << STM_DMA_CCR_DIR));
stm_spi->cr2 = ((0 << STM_SPI_CR2_TXEIE) |
(0 << STM_SPI_CR2_RXNEIE) |
(0 << STM_SPI_CR2_ERRIE) |
(0 << STM_SPI_CR2_SSOE) |
(1 << STM_SPI_CR2_TXDMAEN) |
(1 << STM_SPI_CR2_RXDMAEN));
ao_dma_start(miso_dma_index);
ao_dma_start(mosi_dma_index);
/* Wait until the SPI unit is done */
ao_arch_critical(
while (!ao_dma_done[miso_dma_index])
ao_sleep(&ao_dma_done[miso_dma_index]);
);
ao_dma_done_transfer(mosi_dma_index);
ao_dma_done_transfer(miso_dma_index);
return 1;
}
static void
ao_spi_slave_disable_index(uint8_t spi_index)
{
/* Disable current config
*/
switch (AO_SPI_INDEX(spi_index)) {
case STM_SPI_INDEX(1):
switch (spi_index) {
case AO_SPI_1_PA5_PA6_PA7:
stm_gpio_set(&stm_gpioa, 5, 1);
stm_moder_set(&stm_gpioa, 5, STM_MODER_OUTPUT);
stm_moder_set(&stm_gpioa, 6, STM_MODER_INPUT);
stm_moder_set(&stm_gpioa, 7, STM_MODER_OUTPUT);
break;
case AO_SPI_1_PB3_PB4_PB5:
stm_gpio_set(&stm_gpiob, 3, 1);
stm_moder_set(&stm_gpiob, 3, STM_MODER_OUTPUT);
stm_moder_set(&stm_gpiob, 4, STM_MODER_INPUT);
stm_moder_set(&stm_gpiob, 5, STM_MODER_OUTPUT);
break;
case AO_SPI_1_PE13_PE14_PE15:
stm_gpio_set(&stm_gpioe, 13, 1);
stm_moder_set(&stm_gpioe, 13, STM_MODER_OUTPUT);
stm_moder_set(&stm_gpioe, 14, STM_MODER_INPUT);
stm_moder_set(&stm_gpioe, 15, STM_MODER_OUTPUT);
break;
}
break;
case STM_SPI_INDEX(2):
switch (spi_index) {
case AO_SPI_2_PB13_PB14_PB15:
stm_gpio_set(&stm_gpiob, 13, 1);
stm_moder_set(&stm_gpiob, 13, STM_MODER_OUTPUT);
stm_moder_set(&stm_gpiob, 14, STM_MODER_INPUT);
stm_moder_set(&stm_gpiob, 15, STM_MODER_OUTPUT);
break;
case AO_SPI_2_PD1_PD3_PD4:
stm_gpio_set(&stm_gpiod, 1, 1);
stm_moder_set(&stm_gpiod, 1, STM_MODER_OUTPUT);
stm_moder_set(&stm_gpiod, 3, STM_MODER_INPUT);
stm_moder_set(&stm_gpiod, 4, STM_MODER_OUTPUT);
break;
}
break;
}
}
static void
ao_spi_slave_enable_index(uint8_t spi_index)
{
switch (AO_SPI_INDEX(spi_index)) {
case STM_SPI_INDEX(1):
switch (spi_index) {
case AO_SPI_1_PA5_PA6_PA7:
stm_afr_set(&stm_gpioa, 5, STM_AFR_AF5);
stm_afr_set(&stm_gpioa, 6, STM_AFR_AF5);
stm_afr_set(&stm_gpioa, 7, STM_AFR_AF5);
break;
case AO_SPI_1_PB3_PB4_PB5:
stm_afr_set(&stm_gpiob, 3, STM_AFR_AF5);
stm_afr_set(&stm_gpiob, 4, STM_AFR_AF5);
stm_afr_set(&stm_gpiob, 5, STM_AFR_AF5);
break;
case AO_SPI_1_PE13_PE14_PE15:
stm_afr_set(&stm_gpioe, 13, STM_AFR_AF5);
stm_afr_set(&stm_gpioe, 14, STM_AFR_AF5);
stm_afr_set(&stm_gpioe, 15, STM_AFR_AF5);
break;
}
break;
case STM_SPI_INDEX(2):
switch (spi_index) {
case AO_SPI_2_PB13_PB14_PB15:
stm_afr_set(&stm_gpiob, 13, STM_AFR_AF5);
stm_afr_set(&stm_gpiob, 14, STM_AFR_AF5);
stm_afr_set(&stm_gpiob, 15, STM_AFR_AF5);
break;
case AO_SPI_2_PD1_PD3_PD4:
stm_afr_set(&stm_gpiod, 1, STM_AFR_AF5);
stm_afr_set(&stm_gpiod, 3, STM_AFR_AF5);
stm_afr_set(&stm_gpiod, 4, STM_AFR_AF5);
break;
}
break;
}
}
void
ao_spi_slave_get(uint8_t spi_index, uint32_t speed)
{
uint8_t id = AO_SPI_INDEX(spi_index);
struct stm_spi *stm_spi = ao_spi_stm_slave_info[id].stm_spi;
ao_mutex_get(&ao_spi_slave_mutex[id]);
stm_spi->cr1 = ((0 << STM_SPI_CR1_BIDIMODE) | /* Three wire mode */
(0 << STM_SPI_CR1_BIDIOE) |
(0 << STM_SPI_CR1_CRCEN) | /* CRC disabled */
(0 << STM_SPI_CR1_CRCNEXT) |
(0 << STM_SPI_CR1_DFF) |
(0 << STM_SPI_CR1_RXONLY) |
(1 << STM_SPI_CR1_SSM) | /* Software SS handling */
(1 << STM_SPI_CR1_SSI) | /* ... */
(0 << STM_SPI_CR1_LSBFIRST) | /* Big endian */
(1 << STM_SPI_CR1_SPE) | /* Enable SPI unit */
(speed << STM_SPI_CR1_BR) | /* baud rate to pclk/4 */
(1 << STM_SPI_CR1_MSTR) |
(0 << STM_SPI_CR1_CPOL) | /* Format 0 */
(0 << STM_SPI_CR1_CPHA));
if (spi_index != ao_spi_slave_index[id]) {
/* Disable old config
*/
ao_spi_slave_disable_index(ao_spi_slave_index[id]);
/* Enable new config
*/
ao_spi_slave_enable_index(spi_index);
/* Remember current config
*/
ao_spi_slave_index[id] = spi_index;
}
}
void
ao_spi_slave_put(uint8_t spi_index)
{
uint8_t id = AO_SPI_INDEX(spi_index);
struct stm_spi *stm_spi = ao_spi_stm_slave_info[id].stm_spi;
stm_spi->cr1 = 0;
ao_mutex_put(&ao_spi_slave_mutex[id]);
}
static void
ao_spi_channel_init(uint8_t spi_index)
{
uint8_t id = AO_SPI_INDEX(spi_index);
struct stm_spi *stm_spi = ao_spi_stm_slave_info[id].stm_spi;
ao_spi_slave_disable_index(spi_index);
stm_spi->cr1 = 0;
(void) stm_spi->sr;
stm_spi->cr2 = ((0 << STM_SPI_CR2_TXEIE) |
(0 << STM_SPI_CR2_RXNEIE) |
(0 << STM_SPI_CR2_ERRIE) |
(0 << STM_SPI_CR2_SSOE) |
(0 << STM_SPI_CR2_TXDMAEN) |
(0 << STM_SPI_CR2_RXDMAEN));
}
void
ao_spi_slave_init(void)
{
#if HAS_SPI_SLAVE_1
# if SPI_1_PA5_PA6_PA7
stm_rcc.ahbenr |= (1 << STM_RCC_AHBENR_GPIOAEN);
# endif
# if SPI_1_PB3_PB4_PB5
stm_rcc.ahbenr |= (1 << STM_RCC_AHBENR_GPIOBEN);
# endif
# if SPI_1_PE13_PE14_PE15
stm_rcc.ahbenr |= (1 << STM_RCC_AHBENR_GPIOEEN);
# endif
stm_rcc.apb2enr |= (1 << STM_RCC_APB2ENR_SPI1EN);
ao_spi_slave_index[0] = AO_SPI_CONFIG_NONE;
ao_spi_channel_init(0);
#endif
#if HAS_SPI_SLAVE_2
# if SPI_2_PB13_PB14_PB15
stm_rcc.ahbenr |= (1 << STM_RCC_AHBENR_GPIOBEN);
# endif
# if SPI_2_PD1_PD3_PD4
stm_rcc.ahbenr |= (1 << STM_RCC_AHBENR_GPIODEN);
# endif
stm_rcc.apb1enr |= (1 << STM_RCC_APB1ENR_SPI2EN);
ao_spi_slave_index[1] = AO_SPI_CONFIG_NONE;
ao_spi_channel_init(1);
#endif
}
|
