blob: ee81ad889fad7b76544ba4376386827ea56e0dbe (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
/*
* Copyright © 2012 Keith Packard <keithp@keithp.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
*/
#ifndef _AO_PINS_H_
#define _AO_PINS_H_
/* Bridge SB17 on the board and use the MCO from the other chip */
#define AO_HSE 8000000
#define AO_HSE_BYPASS 1
/* PLLVCO = 96MHz (so that USB will work) */
#define AO_PLLMUL 12
#define AO_RCC_CFGR_PLLMUL (STM_RCC_CFGR_PLLMUL_12)
/* SYSCLK = 24MHz */
#define AO_PLLDIV 4
#define AO_RCC_CFGR_PLLDIV (STM_RCC_CFGR_PLLDIV_4)
/* HCLK = 24MHZ (CPU clock) */
#define AO_AHB_PRESCALER 1
#define AO_RCC_CFGR_HPRE_DIV STM_RCC_CFGR_HPRE_DIV_1
/* Run APB1 at HCLK/1 */
#define AO_APB1_PRESCALER 1
#define AO_RCC_CFGR_PPRE1_DIV STM_RCC_CFGR_PPRE2_DIV_1
/* Run APB2 at HCLK/1 */
#define AO_APB2_PRESCALER 1
#define AO_RCC_CFGR_PPRE2_DIV STM_RCC_CFGR_PPRE2_DIV_1
#define HAS_SERIAL_1 0
#define USE_SERIAL_1_STDIN 0
#define SERIAL_1_PB6_PB7 1
#define SERIAL_1_PA9_PA10 0
#define HAS_SERIAL_2 0
#define USE_SERIAL_2_STDIN 0
#define SERIAL_2_PA2_PA3 0
#define SERIAL_2_PD5_PD6 1
#define HAS_SERIAL_3 0
#define USE_SERIAL_3_STDIN 1
#define SERIAL_3_PB10_PB11 0
#define SERIAL_3_PC10_PC11 0
#define SERIAL_3_PD8_PD9 1
#define HAS_SPI_1 1
#define SPI_1_PB3_PB4_PB5 1
#define SPI_1_OSPEEDR STM_OSPEEDR_10MHz
#define HAS_SPI_2 0
#define HAS_USB 1
#define HAS_BEEP 0
#define PACKET_HAS_SLAVE 0
#define AO_BOOT_CHAIN 1
#define LOW_LEVEL_DEBUG 0
#define LED_PORT_ENABLE STM_RCC_AHBENR_GPIOBEN
#define LED_PORT (&stm_gpiob)
#define LED_PIN_GREEN 7
#define LED_PIN_BLUE 6
#define AO_LED_GREEN (1 << LED_PIN_GREEN)
#define AO_LED_BLUE (1 << LED_PIN_BLUE)
#define AO_LED_PANIC AO_LED_BLUE
#define LEDS_AVAILABLE (AO_LED_BLUE | AO_LED_GREEN)
#define AO_NONMASK_INTERRUPT 1
#define STM_DMA1_3_STOLEN 1
#define HAS_ADC 1
#define HAS_ADC_TEMP 0
#define AO_ADC_RING 32
struct ao_adc {
uint16_t player[2];
};
#define AO_ADC_DUMP(p) \
printf("tick: %5u player_1: %5d player_2: %5d\n", \
(p)->tick, \
(p)->adc.player[0], (p)->adc.player[1])
#define AO_ADC_PLAYER_1 2
#define AO_ADC_PIN0_PORT (&stm_gpioa)
#define AO_ADC_PIN0_PIN 2
#define AO_ADC_PLAYER_2 3
#define AO_ADC_PIN1_PORT (&stm_gpioa)
#define AO_ADC_PIN1_PIN 3
#define AO_ADC_RCC_AHBENR ((1 << STM_RCC_AHBENR_GPIOAEN))
#define AO_DATA_RING 32
#define AO_NUM_ADC 2
#define AO_ADC_SQ1 AO_ADC_PLAYER_1
#define AO_ADC_SQ2 AO_ADC_PLAYER_2
#define AO_EVENT 1
#define AO_BUTTON_COUNT 1
#define AO_BUTTON_MODE AO_EXTI_MODE_PULL_NONE
#define AO_BUTTON_0_PORT &stm_gpioa
#define AO_BUTTON_0 0
#define AO_TICK_TYPE uint32_t
#define AO_TICK_SIGNED int32_t
#endif /* _AO_PINS_H_ */
|
