summaryrefslogtreecommitdiff
path: root/src/lambdakey-v1.0/ao_pins.h
blob: 58a750803092bda746eb3aea8fde2c7da98b5205 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
/*
 * Copyright © 2016 Keith Packard <keithp@keithp.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
 */

#ifndef _AO_PINS_H_
#define _AO_PINS_H_

#define fprintf(file, ...) 	({ (void) (file); printf(__VA_ARGS__); })
#undef putc
#define putc(c,file) 		({ (void) (file); putchar(c); })
#define fputs(s,file) 		({ (void) (file); ao_put_string(s); })
#undef getc
#define getc(file) 		({ (void) (file); getchar(); })
#define fflush(file)		({ (void) (file); flush(); })

#define HAS_TASK	0
#define HAS_AO_DELAY	1

#if 1
#define LED_PORT_ENABLE	STM_RCC_AHBENR_IOPBEN
#define LED_PORT	(&stm_gpiob)
#define LED_PIN_RED	4
#define AO_LED_RED	(1 << LED_PIN_RED)
#define AO_LED_PANIC	AO_LED_RED
#define LEDS_AVAILABLE	(AO_LED_RED)
#endif

#define AO_CMD_LEN	128
#define AO_LISP_POOL	5120
#define AO_STACK_SIZE	1024

#if 0
/* need HSI active to write to flash */
#define AO_NEED_HSI	1
#endif

#define AO_POWER_MANAGEMENT	0

/* 48MHz clock based on USB */
#define AO_HSI48	1

/* HCLK = 48MHz */
#define AO_AHB_PRESCALER	1
#define AO_RCC_CFGR_HPRE_DIV	STM_RCC_CFGR_HPRE_DIV_1

/* APB = 48MHz */
#define AO_APB_PRESCALER	1
#define AO_RCC_CFGR_PPRE_DIV	STM_RCC_CFGR_PPRE_DIV_1

#define HAS_USB				1
#define AO_USB_DIRECTIO			0
#define AO_PA11_PA12_RMP		1
#define HAS_BEEP			0

#define IS_FLASH_LOADER	0

#endif /* _AO_PINS_H_ */