blob: 89a2cb08eb22543f9ffed7c6bc27bded3f1482ad (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
/*
* Copyright © 2015 Keith Packard <keithp@keithp.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
*/
#ifndef _AO_PINS_H_
#define _AO_PINS_H_
#define LED_PORT_ENABLE STM_RCC_AHBENR_IOPBEN
#define LED_PORT (&stm_gpiob)
#define LED_PIN_RED 4
#define AO_LED_RED (1 << LED_PIN_RED)
#define LEDS_AVAILABLE (AO_LED_RED)
#define AO_POWER_MANAGEMENT 1
#define AO_LED_POWER AO_LED_RED
#define HAS_BEEP 0
/* 48MHz clock based on USB */
#define AO_HSI48 1
/* HCLK = 48MHz */
#define AO_AHB_PRESCALER 1
#define AO_RCC_CFGR_HPRE_DIV STM_RCC_CFGR_HPRE_DIV_1
/* APB = 48MHz */
#define AO_APB_PRESCALER 1
#define AO_RCC_CFGR_PPRE_DIV STM_RCC_CFGR_PPRE_DIV_1
#define HAS_USB 1
#define AO_USB_DIRECTIO 1
#define AO_PA11_PA12_RMP 1
#define AO_USB_DEVICE_CLASS 0xff
#define AO_USB_INTERFACE_CLASS_DATA 0xff
#define AO_USB_HAS_OUT 0
#define AO_USB_HAS_IN 1
#define AO_USB_HAS_IN2 1
#define AO_USB_HAS_INT 0
#define AO_USB_SELF_POWER 0
#define AO_USB_DEVICE_ID_SERIAL 1
#define AO_USB_START_DISABLED 1
#define USE_USB_STDIO 0
#define IS_FLASH_LOADER 0
/* ADC */
#define AO_ADC_PIN0_PORT (&stm_gpioa)
#define AO_ADC_PIN0_PIN 0
#define AO_ADC_PIN0_CH 0
#define AO_ADC_RCC_AHBENR ((1 << STM_RCC_AHBENR_IOPAEN))
#define AO_NUM_ADC 1
/* TRNG enable */
#define AO_TRNG_ENABLE_PORT (&stm_gpioa)
#define AO_TRNG_ENABLE_BIT 1
/* CRC */
#define AO_CRC_WIDTH 32
#define AO_CRC_INIT 0xffffffff
/* Mode pin */
#define AO_RAW_PORT (&stm_gpioa)
#define AO_RAW_BIT 15
#endif /* _AO_PINS_H_ */
|
