diff options
author | Bdale Garbee <bdale@gag.com> | 2018-08-05 11:21:37 +0800 |
---|---|---|
committer | Bdale Garbee <bdale@gag.com> | 2018-08-05 11:21:37 +0800 |
commit | d8627bb7b46fc991786835afa38cd720e9e75812 (patch) | |
tree | e14ae029a4ead29a4a7ccccb39af556e32413d36 /src/stm/ao_timer.c | |
parent | 59e23c27c2a85d7d748223e444b24d19937afe47 (diff) | |
parent | 8830fbc99565f753c0ae1f3d9f4b079860c2634a (diff) |
Merge branch 'master' into branch-1.8
Diffstat (limited to 'src/stm/ao_timer.c')
-rw-r--r-- | src/stm/ao_timer.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/stm/ao_timer.c b/src/stm/ao_timer.c index 1576a6c9..7b526902 100644 --- a/src/stm/ao_timer.c +++ b/src/stm/ao_timer.c @@ -149,7 +149,7 @@ ao_clock_init(void) #define STM_RCC_CFGR_PLLSRC_TARGET_CLOCK (0 << STM_RCC_CFGR_PLLSRC) #endif -#if !AO_HSE || HAS_ADC +#if !AO_HSE || HAS_ADC || HAS_ADC_SINGLE /* Enable HSI RC clock 16MHz */ stm_rcc.cr |= (1 << STM_RCC_CR_HSION); while (!(stm_rcc.cr & (1 << STM_RCC_CR_HSIRDY))) |