<feed xmlns='http://www.w3.org/2005/Atom'>
<title>mjb/altos/src/stm/ao_exti_stm.c, branch 1.7</title>
<subtitle>AltOS - the operating system for Altus Metrum products
</subtitle>
<id>https://git.ethernal.org/mjb/altos/atom?h=1.7</id>
<link rel='self' href='https://git.ethernal.org/mjb/altos/atom?h=1.7'/>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/'/>
<updated>2017-02-20T20:31:16+00:00</updated>
<entry>
<title>altos/stm: Interrupt priority is in the upper bits of the priority mask</title>
<updated>2017-02-20T20:31:16+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2016-11-21T04:54:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=088ddbb177efc8be2fc467524dc1668553080d3b'/>
<id>urn:sha1:088ddbb177efc8be2fc467524dc1668553080d3b</id>
<content type='text'>
Because the STM32L only offers 16 priority levels, the bottom four
bits of each priority mask are not used. All of the interrupt priority
settings in the system were using values &lt; 16, making them all
effectively the same. Fix that by moving them into the upper 4 bits
and using symbolic constants everywhere.

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>Switch from GPLv2 to GPLv2+</title>
<updated>2016-07-12T22:41:41+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2016-07-05T16:03:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=1085ec5d57e0ed5d132f2bbdac1a0b6a32c0ab4a'/>
<id>urn:sha1:1085ec5d57e0ed5d132f2bbdac1a0b6a32c0ab4a</id>
<content type='text'>
Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos/stm: clean up ao_exti_enable</title>
<updated>2016-06-30T02:17:45+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2016-06-29T19:55:30+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=c6c250711355ae8060e956e786702be250ef4527'/>
<id>urn:sha1:c6c250711355ae8060e956e786702be250ef4527</id>
<content type='text'>
Was computing (1 &lt;&lt; pin) twice for no good reason.

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: Clean up -Wextra warnings</title>
<updated>2013-12-21T06:44:04+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2013-12-21T06:43:18+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=5c9172ba5681ff93d63c9c263a453d0025170045'/>
<id>urn:sha1:5c9172ba5681ff93d63c9c263a453d0025170045</id>
<content type='text'>
Unused variables, mismatching signed/unsigned and a few other misc
warnings.

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: Add EXTI_PIN_NOCONFIGURE to exti interface, use for MS5607</title>
<updated>2013-05-20T03:04:29+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2013-05-20T03:04:29+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=35a05041d3ca3e69a146bd3bf8038c0f1cbc1b42'/>
<id>urn:sha1:35a05041d3ca3e69a146bd3bf8038c0f1cbc1b42</id>
<content type='text'>
This asks the EXTI code to not mess with the pin configuration so that
the MS5607 driver can get interrupts on the MISO pin while still using
it for SPI.

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: No need to initialize EXTI priorities at startup time</title>
<updated>2012-08-29T06:00:22+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2012-08-28T05:45:20+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=c677f26852b70bcbb303382c306ce06664fde028'/>
<id>urn:sha1:c677f26852b70bcbb303382c306ce06664fde028</id>
<content type='text'>
They all get set to the correct value when enabled.

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: Add ao_gpio_get and ao_exti_set_mode</title>
<updated>2012-08-07T02:33:44+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2012-08-07T02:33:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=6171892fa32e8a662a494ec6ba28a82fddc68589'/>
<id>urn:sha1:6171892fa32e8a662a494ec6ba28a82fddc68589</id>
<content type='text'>
Needed to support general GPIO interrupts

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: Optimize FEC encode and decode</title>
<updated>2012-06-27T06:11:10+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2012-06-27T06:11:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=f1ae622eff60e05c1f5d8f822a3cf6a85750c6cc'/>
<id>urn:sha1:f1ae622eff60e05c1f5d8f822a3cf6a85750c6cc</id>
<content type='text'>
Integrate interleaving, CRC and padding within the decode/encode
functions.

Provide for ISR priorities so that the 1120 RX interrupt takes
precedence over the other interrupts or we risk losing bits.

Optimize the viterbi decoder a bit (goes from 10ms per packet to 7ms
per packet).

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: Get cc1120 packet reception working</title>
<updated>2012-06-25T12:03:34+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2012-06-25T12:03:34+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=70cf32e89df19bde5185339fc703532c8a5b8be6'/>
<id>urn:sha1:70cf32e89df19bde5185339fc703532c8a5b8be6</id>
<content type='text'>
Interrupt-per-bit, but it seems to work

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
<entry>
<title>altos: Fix broken EXTI edge mode selections. Clear pending exti on enable</title>
<updated>2012-06-02T23:54:42+00:00</updated>
<author>
<name>Keith Packard</name>
<email>keithp@keithp.com</email>
</author>
<published>2012-06-02T23:54:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.ethernal.org/mjb/altos/commit/?id=64e2e66a5239541b15f43172655cfb3560bec79b'/>
<id>urn:sha1:64e2e66a5239541b15f43172655cfb3560bec79b</id>
<content type='text'>
Make sure the edge mode registers are set according to the requested
mode.

Clear any pending interrupt when enabling to avoid spurious isr call

Signed-off-by: Keith Packard &lt;keithp@keithp.com&gt;
</content>
</entry>
</feed>
